Publications

2016

  • Energy Minimization at All Layers of the Data Center: The ParaDIME Project

    Oscar Palomar, Santhosh Kumar Rethinagiri, Gulay Yalcin, Ruben Titos-Gil, Pablo Prieto, Emma Torrella, Osma Unsal, Adrian Cristal, Pascal Felber, Anita Sobe, Yaroslav Hayduk, Mascha Kurpicz, Christof Fetzer, Thomas Knauth, Malte SCHNEEGAß, Jens STRUCKMEIER, Dragomir Milojevic , Conference on Design, Automation and Test in Europe., (DATE)

    Details Pdf

  • CLAASIC: a Cortex-Inspired Hardware Accelerator

    Valentin Puente, Jose Angel Gregorio , arxiv.org, (ARXIV)

    Details Pdf Patent Project Arxiv

2015

  • ParaDIME: Parallel Distributed Infrastructure for Minimization of Energy for data centers

    Santhosh Kumar Rethinagiri, Oscar Palomar, Anita Sobe, Gulay Yalcin, Thomas Knauth, Rubén Titos Gil, Pablo Prieto, Malte Schneegaß, Adrian Cristal, Osman Unsal, Pascal Felber, Christof Fetzer, Dragomir Milojevic , Microprocessors and Microsystems., (Micpro)

    Details Pdf

  • Flask Coherence: A Morphable Hybrid Coherence Protocol to Balance Energy, Performance and Scalability

    Lucia G. Menezo, Valentin Puente, Jose Angel Gregorio , In International Symposium On High Performance Computer Architecture, IEEE., (HPCA)

    Details Pdf Slides Project

  • AC-WAR: Architecting the Cache Hierarchy to Improve the Lifetime of an Non-volatile Endurance-limited Main Memory

    Pablo Abad, Pablo Prieto, Valentin Puente, Jose Angel Gregorio , Transactions on Parallel and Distributed Systems, IEEE., (TPDS)

    Details Project doi

  • Improving Last Level Shared Cache Performance through Mobile Insertion Policies (MIP)

    Pablo Abad, Pablo Prieto, Valentin Puente, Jose Angel Gregorio , Parallel Computing Journal, Elsevier., ()

    Details Project

2014

  • 3D Stacking of High-Performance Processors

    Philip Emma, Alper Buyuktosunoglu, Michael Healy, Krishnan Kailas, Valentin Puente, Roy Yu, Allan Hartstein, Pradip Bose, Jaime Moreno , In International Symposium On High Performance Computer Architecture, IEEE., (HPCA)

    Details Pdf

2013

  • CMP Off-chip Bandwidth Scheduling Guided by Instruction Criticality

    Pablo Prieto, Valentin Puente, Jose Angel Gregorio , International Conference on Supercomputing., (ICS)

    Details Pdf

  • Interaction of NoC design and Coherence Protocol in 3D-stacked CMPs

    Pablo Abad, Pablo Prieto, Lucia G. Menezo, Adrian Colaso, Valentin Puente, Jose Angel Gregorio , 16th Euromicro Conference on Digital System Design, (DSD)

    Details Pdf Slides

  • LIGERO: A Light but Efficient Router Conceived for Cache Coherent Chip Multi Processors

    Pablo Abad, Valentin Puente, Jose Angel Gregorio , ACM Transactions on Architecture and Code Optimization, (TACO)

    Details Pdf Slides Patent

  • The Case for a Scalable Coherence Protocol forComplex On-Chip Cache Hierarchies in Many-CoreSystems

    Lucia G. Menezo, Valentin Puente, Jose Angel Gregorio , Parallel Architecture and Compilation Techniques, (PACT)

    Details Pdf Slides Slicc

2012

  • Adaptive-Tree Multicast: Efficient Multidestination Support for CMP Communication Substrate

    Pablo Abad, Pablo Prieto, Lucia G. Menezo, Valentin Puente, Jose Angel Gregorio , IEEE Transactions on Parallel and Distributed Systems, (TPDS)

    Details Pdf

  • BIXBAR: A Low Cost Solution to Support Dynamic Link Reconfiguration in Networks on Chip

    Pablo Abad, Pablo Prieto, Valentin Puente, Jose Angel Gregorio , IEEE International Conference on Computer Design, (ICCD)

    Details Pdf Slides

  • Balancing Performance and Cost in CMP Interconnection Networks

    Pablo Abad, Valentin Puente, Jose Angel Gregorio , IEEE Transactions on Parallel and Distributed Systems, (TPDS)

    Details Pdf Slides

  • Improving Coherence Protocol Reactiveness by Trading Bandwidth for Latency

    Lucia G. Menezo, Valentin Puente, Jose Angel Gregorio , Computing Frontiers, (CF)

    Details Pdf

  • TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers

    Pablo Abad, Pablo Prieto, Lucia G. Menezo, Adrian Colaso, Valentin Puente, Jose Angel Gregorio , International Symposium on Networks-on-chip, (NOCS)

    Details Pdf Slides

2011

  • Multilevel Cache Modeling for Chip-Multiprocessor Systems

    Pablo Prieto, Valentin Puente, Jose Angel Gregorio , Computer Architecture Letters, IEEE., (CAL)

    Details Pdf

2010

  • The Necessity for Hardware QoS Support for Server Consolidation and Cloud Computing

    Javier Merino, Valentin Puente, Jose Angel Gregorio , arxiv.org, (ARXIV)

    Details Pdf Arxiv

  • ESP-NUCA: A low-cost adaptive Non-Uniform Cache Architectures

    Javier Merino, Valentin Puente, Jose Angel Gregorio , International Conference on High Performance Computer Architecture, (HPCA)

    Details Pdf

  • Impact of Interconnection Network Resources on CMP Performance

    Pablo Abad, Pablo Prieto, Lucia G. Menezo, Valentin Puente , International Worshop on Interconnection Network Architectures: On-Chip, Multi-Chip, (INA-OCMC)

    Details Pdf Slides

2009

  • MRR: Enabling Fully Adaptive Multicast Routing for CMP Interconnection Networks

    Pablo Abad, Valentin Puente, Jose Angel Gregorio , International Conference on High Performance Computer Architecture, (HPCA)

    Details Pdf Slides

  • Topology-aware CMP design

    Pablo Prieto, Valentin Puente, Jose Angel Gregorio , Interconnection Network Architectures: On-Chip, Multi-Chip., (INA-OCMC)

    Details Pdf

2008

  • SP-NUCA: a cost effective dynamic non-uniform cache architecture

    Javier Merino, Valentin Puente, Pablo Prieto, Jose Angel Gregorio , Computer Architecture News, ACM SIGARCH., (CAN)

    Details Pdf

  • Reducing the Interconnection Network Cost of Chip Multiprocessors

    Pablo Abad, Valentin Puente, Jose Angel Gregorio , International Network on Chip Symposium, (NOCS)

    Details Pdf Slides

2007

  • Rotary Router: an Efficient Architecture for CMP Interconnection Networks

    Pablo Abad, Valentin Puente, Jose Angel Gregorio, Pablo Prieto , International Symposium on Computer Architecture, (ISCA)

    Details Pdf Slides Patent

2006

  • High-performance adaptive routing for networks with arbitrary topology

    Valentin Puente, Jose Angel Gregorio , Journal on System Architecture, (JSA)

    Details Pdf doi

2004

  • Immunet: A Cheap and Robust Fault-Tolerant Packet Routing Mechanism

    Valentin Puente, Jose Angel Gregorio , International Symposium on Computer Architecture, (ISCA)

    Details Pdf Patent

  • A First Glance at Kilo-instruction Based Multiprocessors

    Marco Galluzi, Valentin Puente, Adrian Cristal, Mateo Valero, Jose Angel Gregorio, Fernando Vallejo, Ramón Beivide , Computing Frontiers, (CF)

    Details Pdf

  • Evaluating Kilo-instruction Multiprocessors

    Marco Galluzi, Valentin Puente, Adrian Cristal, Mateo Valero, Jose Angel Gregorio, Fernando Vallejo, Ramón Beivide , Workshop on Memory Performance Issues, (WMPI)

    Details Pdf

  • Load Unbalance in k-ary n-Cube Networks

    José Miguel-Alonso, Valentin Puente, Jose Angel Gregorio, Fernando Vallejo, Ramón Beivide , International Conference on Parallel Processing, (Euro-Par)

    Details Pdf

  • Simulation Methodology for Decision Support Workloads

    Luis Amigo, Valentin Puente, Jose Angel Gregorio , Euromicro Workshop on Parallel and Distributed Processing, (PDP)

    Details Pdf

2003

  • A Low Cost Fault Tolerant Packet Routing for Parallel Computers

    Valentin Puente, Jose Angel Gregorio, Ramon Beivide , International Parallel & Distributed Processing Symposium, (IPDPS)

    Details Pdf

  • On the Design of a High-Performance Adaptive Router for CC-NUMA Multiprocessors

    Valentin Puente, Jose Angel Gregorio, RamÛn Beivide, Cruz Izu , Transactions on Parallel and Distributed Systems, IEEE., (TPDS)

    Details Pdf

2002

  • SICOSYS: An Integrated Framework for studying Interconnection Network Performance in Multiprocessor Systems

    Valentin Puente, Jose Angel Gregorio, Ramon Beivide , Euromicro Workshop on Parallel and Distributed Processing, (PDP)

    Details Pdf

2001

  • A New Communication Mechanism for Cluster Computing.

    Valentin Puente, José A. Gregorio, Ramón Beivide, Fernando Vallejo, Andres Ibañez , Euro-par, (Europar)

    Details Pdf

  • A new routing mechanism for networks with irregular topology.

    Valentin Puente, José A. Gregorio, Ramón Beivide, Fernando Vallejo, Andres Ibañez , Supercomputing, (SC)

    Details Pdf

  • The Adaptive Bubble Router

    Valentin Puente, Jose Angel Gregorio , International Conference on Parallel Processing, (ICPP)

    Details Pdf

2000

  • Improving parallel system performance by changing the arrangement of the network links

    Valentin Puente, Jose Angel Gregorio , International Conference on Supercomputing, (ICS)

    Details Pdf

  • A Case Study of Trace-driven Simulation for Analyzing Interconnection Networks: cc-NUMAs with ILP Processors

    Valentin Puente, Jose Angel Gregorio , Euromicro Workshop on Parallel and Distributed Processing, (PDP)

    Details Pdf

1999

  • Impact of the Head-of-Line Blocking on Parallel Computer Networks: Hardware to Applications

    Valentin Puente, Jose Angel Gregorio , International Conference on Parallel Processing, (Euro-Par)

    Details Pdf

  • Adaptive Bubble Router: A Design to Improve Performance in Torus Networks

    Valentin Puente, Jose Angel Gregorio , International Conference on Parallel Processing, (ICPP)

    Details Pdf

  • Low-level router design and its impact on supercomputer system performance

    Valentin Puente, Jose Angel Gregorio , International Conference on Supercomputing, (ICS)

    Details Pdf

Disclaimer
Please note that papers linked here represent author preprints. The official, published version must be obtained from the publisher's website or the published print copy. This material is presented here to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders.